

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/440,595	11/15/1999	NAVEED MAJID	PHA-23843	3147	
7	7590 03/13/2003				
CORPORATE PATENT COUNSEL US PHILIPS CORPORATION 580 WHITE PLAINS ROAD			EXAMINER		
			PAREKH, NITIN		
TARRYTOWN, NY 10591			ART UNIT	PAPER NUMBER	
			2811		
			DATE MAILED: 03/13/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

# · Office Action Summary

Application No. 09/440,595

Applicant(s)

Majid et al

Examiner

Nitin Parekh

Art Unit **2811** 



	The MAILING DATE of this communication appears	on the cover sh	eet with	the correspondence address		
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the						
- If the position of the posit	and a date of this communication.  Deriod for reply specified above is less than thirty (30) days, a reply within the period for reply is specified above, the maximum statutory period will apply to reply within the set or extended period for reply will, by statute, cause the ply received by the Office later than three months after the mailing date of the patent term adjustment. See 37 CFR 1.704(b).	and will expire SIX (6) he application to beco	MONTHS 1 me ABAND	from the mailing date of this communication. ONED (35 U.S.C. § 133).		
Status	·					
1) 💢	Responsive to communication(s) filed on <u>Dec 24</u> , 2	2002				
·2a) 🗌	This action is <b>FINAL</b> . 2b) X This act	tion is non-final				
3) 🗌	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11; 453 O.G. 213.					
Disposi	tion of Claims					
4) 💢	Claim(s) <u>1-7</u>			is/are pending in the application.		
4	a) Of the above, claim(s)			is/are withdrawn from consideration.		
5) 🗆	Claim(s)			is/are allowed.		
6) 💢	Claim(s) <u>1-7</u>			is/are rejected.		
	Claim(s)					
_	Claims					
	tion Papers					
9) 🗆	The specification is objected to by the Examiner.					
10) The drawing(s) filed on Nov 18, 1999 is/are a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)	The proposed drawing correction filed on	is:	a) 🗌 a	approved b) $\square$ disapproved by the Examiner.		
	If approved, corrected drawings are required in reply t	to this Office act	tion.			
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ∟	a) All b) Some* c) None of:					
	1. Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).						
	ee the attached detailed Office action for a list of the					
14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).						
a) The translation of the foreign language provisional application has been received.						
15) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)  1) X Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413) Paper No(s).						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		4) Interview Summary (PTO-413) Paper No(s).  5) Notice of Informal Patent Application (PTO-152)				
	promotion Disclosure Statement(s) (PTO-1449) Paper No(s), 4 & 10	6) Other:				
A William Signature oracement (2) it 10-14-2) Label (40/2).						

Art Unit: 2811

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takagi et al (US Pat. 6130458) in view of Lauffer et al (IDS-paper #4, European Pat. 0471938A1), Wenzel et al (US Pat. 6150724) and Pogge et al (US Pat. 5998868).

Regarding claim 1, Takagi et al disclose a multichip hybrid integrate circuit (IC)/module comprising:

- -a power semiconductor chip (200 in Fig. 12A and B) and a control semiconductor chip (100 in Fig. 12A and B) comprising silicon-on-insulator (SOI) devices, and
- the power and control semiconductor chips being directly mounted on an electrically conductive substrate connected to ground potential without using a separate insulating layer (81 in Fig. 12B)

(Fig. 12A and B; Fig. 15; Col. 11, line 30-Col. 12, line 57).

Takagi et al fail to specify:

- a) the control semiconductor chip comprising a bulk technology device, and
- b) the substrate being a heat sink substrate.
- a) Lauffer et al teach using a multichip module (Fig. 4; Col. 12 and 13) having a variety of chips such as memory chip, logic/control chip, high power/low power, etc. where the chips such as logic/control chip (115 in Fig. 4) comprising conventional bulk technology is used in combination with the other chips in the same package (Col. 13, line 5-42).

Wenzel et al teach using a multichip module (Fig. 5-8) having a chip/mother chip being connected to a single or multilayer conductor substrate having no insulating layer between the device/device layer and the substrate (106a in Fig. 5-8; Col. 5, line 63), the substrate having a heat sink structure for improved heat dissipation (Col. 7, line 50-Col. 8, line 10). Wenzel et al further teach selecting the chip from a variety of configurations and technology types such as DRAM, SRAM, EPROM, microprocessor control unit (MCU), CPU, power/MOSFET device, analog/digital sensor, etc. made from any of the material/technology such as silicon, SOI, etc. (Col. 6, line 60- Col. 7, line 25).

Pogge et al teach using a variety of configurations of a multichip/very dense hybrid module (see Fig. 7 and Fig. 10) where the chips comprising different

type/technology and functions applications including DRAM, SRAM, FLASH, MCU, logic/control, etc (Col. 4, line 35-52; Col. 11, line 10-25; Col. 13, line 27-35) can be directly mounted on a single substrate/carrier (700 and substrate CS in Fig. 7 and 10A/B respectively) without any additional insulating layer to improve chip density/yield and power requirements (Col. 4, line 30-35). Pogge et al further teach using the chips which can be combined in mix and match approach such that the chips can have similar or dissimilar technology types such as silicon, SOI, GaAs, etc (Col. 11, line 10-25; Col. 14, line 40-45).

b) Lauffer et al teach using a multichip module having a variety of chips such as high power, low power, memory, logic chip, etc. in the same package being directly mounted on the electrically conductive heat sink/substrate made of copper (11 in Fig. 4; Col. 9, line 7) which is connected to a ground potential (Col. 12, line 32).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a control semiconductor chip comprising a bulk technology device and an electrically conductive heat sink substrate connected to ground potential as taught by Lauffer et al, Wenzel et al and Pogge et al so that heat dissipation, temperature distribution and power requirements can be improved in Takagi et al's multichip module.

Art Unit: 2811

Regarding claim 2, Takagi et al disclose the control semiconductor chip comprising CMOS or any other configurations comprising BICMOS, bipolar, n-MOS, etc. (Col. 13, line 64).

Regarding claim 3, Takagi et al disclose the control semiconductor chip comprising BICMOS or any other configurations comprising CMOS, bipolar, n-MOS, etc. (Col. 13, line 64).

Regarding claim 4, Takagi et al disclose the control semiconductor chip comprising bipolar or any other configurations comprising CMOS, BICMOS, n-MOS, etc. (Col. 13, line 64).

Regarding claim 5, Takagi et al fail to specify the substrate being a heat sink substrate.

As explained above for claim 1, Lauffer et al teach using a multichip module having a variety of chips such as high power, low power, memory, logic chip, etc. in the same package being directly mounted on the electrically conductive heat sink/substrate made of copper (11 in Fig. 4; Col. 9, line 7) which is connected to a ground potential (Col. 12, line 32).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a control semiconductor chip comprising a

bulk technology device and an electrically conductive heat sink substrate being connected to ground potential as taught by Lauffer et al, Wenzel et al and Pogge et al so that heat dissipation, temperature distribution and power requirements can be improved in Takagi et al's multichip module.

Page 6

Regarding claim 6, Takagi et al fail to specify the heat sink comprising a metal.

As explained above for claim 1, Lauffer et al teach using a multichip module having a variety of chips such as high power, low power, memory, logic chip, etc. in the same package being directly mounted on the electrically conductive heat sink/substrate made of copper (11 in Fig. 4; Col. 9, line 7) which is connected to a ground potential (Col. 12, line 32).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a control semiconductor chip comprising a bulk technology device and an electrically conductive heat sink comprising a metal as taught by Lauffer et al, Wenzel et al and Pogge et al so that heat dissipation, temperature distribution and power requirements can be improved in Takagi et al's multichip module.

Regarding claim 7, Takagi et al fail to specify the heat sink comprises copper.

Art Unit: 2811

As explained above for claim 1, Lauffer et al teach using a multichip module having a variety of chips such as high power, low power, memory, logic chip, etc. in the same package being directly mounted on the electrically conductive heat sink/substrate made of copper (11 in Fig. 4; Col. 9, line 7) which is connected to a ground potential (Col. 12, line 32).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a control semiconductor chip comprising a bulk technology device and an electrically conductive heat sink comprising copper as taught by Lauffer et al, Wenzel et al and Pogge et al so that heat dissipation, temperature distribution and power requirements can be improved in Takagi et al's multichip module.

### Response to Arguments

3. Applicant's arguments with respect to claims 1-7 have been considered but are moot in view of the new ground(s) of rejection.

Papers related to this application may be submitted directly to Art Unit 2811 by facsimile transmission. Papers should be faxed to Art Unit via Technology Center 2800 fax center located in Crystal Plaza 4, room 4C23. The faxing of such papers must

\*Application/Control Number: 09440595 Page 8

Art Unit: 2811

conform with the notice published in the Official Gazette, 1096 OG 30 (15 November 1989).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number in (703) 305-3410. The examiner can be normally reached on Monday-Friday from 08:30 am-5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas, can be reached on (703) 308-2772. The fax number for the organization where this application or proceeding is assigned is (703) 308-7722 or 7724.

Nitin Parekh

02-24-03

TOM THOMAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800